

Atty Docket No. F0537

## STRADDLED GATE FDSOI DEVICE

by

**Zoran Krivokapic**

### CERTIFICATION UNDER 37 CFR 1.10

I hereby certify that the attached patent application (along with any other paper referred to as being attached or enclosed) is being deposited with the United States Postal Service on this date June 4, 2001, in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number EL592220176US addressed to the: Box Patent Application, Commissioner for Patents, Washington, D.C. 20231.

David Friedman

(Typed or Printed Name of Person Mailing Paper)

  
(Signature of Person Mailing Paper)

**STRADDLED GATE FDSOI DEVICE****TECHNICAL FIELD**

The present invention generally relates to the manufacture of semiconductor devices on semiconductor-on-insulator (SOI) structures and, more specifically, relates to the manufacture of fully depleted SOI (FDSOI) devices including a straddled gate for improving an off state ( $I_{off}$ ) while maintaining a high on state ( $I_{on}$ ).

**BACKGROUND ART**

Traditional silicon-on-insulator (SOI) and fully depleted SOI (FDSOI) transistor devices typically have a gate defining a channel interposed between a source and a drain formed within an active region of an SOI or FDSOI substrate. Such SOI or FDSOI devices have several advantages over devices formed on conventional bulk substrates: the elimination of latch-up, improved radiation hardness, dynamic coupling, lower parasitic junction capacitance, and simplified device isolation and fabrication. Such advantages allow semiconductor device manufacturers to produce low-voltage, low-power, high-speed devices thereon. For example, metal-oxide semiconductor field effect transistors (MOSFETs) are commonly formed on FDSOI structures. However, MOSFETs formed on such FDSOI structures suffer from a short-channel effect.

The short-channel effect refers to the effect caused by reducing a "long" channel to a "short" channel. A channel length is "long" where a depletion layer formed under the channel has a depth equal to its length. When a channel length is shortened to an extreme, the depletion layer extending from the drain side spreads in the direction of the source region and contacts with the depletion layer of the source side.

As a result, a potential barrier in the vicinity of the source is lowered by the drain voltage and a current ( $I_{off}$ ) flows by itself even when no voltage is applied to the gate electrode. In this case, an energy band between the source and the drain changes continuously. This is the punch-through effect which lowers the withstand voltage between the source and the drain.

While various countermeasures have been taken to reduce the short-channel effect described above, a general measure, which has been taken most frequently, is channel-doping. Channel-doping is a technique for suppressing the short-channel effect by doping a trace amount of an impurity element such as P (phosphorus) or B (boron) shallowly in the channel region (as disclosed in Japanese Patent Laid Open Nos. Hei. 4-206971, 4-286339 and others).

However, the channel-doping technique has a drawback in that it significantly restricts the field effect mobility (hereinafter referred to simply as a mobility) of the MOSFET. That is, the movement of carriers is hampered by the intentionally doped impurity, thus dropping the mobility.

Therefore, there exists a need in the art for a device formed on a fully depleted semiconductor-on-insulator structure with increased performance and better characteristics enhanced by improving an off state ( $I_{\text{off}}$ ) while maintaining a high on state ( $I_{\text{on}}$ ).

#### SUMMARY OF THE INVENTION

According to one aspect of the invention, the invention is a straddled gate device formed on a semiconductor-on-insulator (SOI) substrate having active regions defined by isolation regions and an insulator layer. The device includes a first gate defining a first channel region interposed between a source and a drain formed within the active region of the SOI substrate. Additionally, the device includes a second gate straddling the first gate defining second channel regions interposed between the first channel region and the source and the drain. Further still, the device includes a contact connecting the first gate with the second gate wherein when the device is in the off state ( $I_{\text{off}}$ ) the first channel region and second channel regions define a long channel and when the device is in the on state ( $I_{\text{on}}$ ) the first channel region defines a short channel. In one embodiment, the device includes a silicide layer formed on the main source and drain regions.

According to another aspect of the invention, the invention is a straddled gate device formed on a germanium-on-insulator (GOI) substrate.

According to another aspect of the invention, the invention is a method of fabricating a straddled gate device formed on a semiconductor-on-insulator

(SOI) substrate having active regions defined by isolation regions and an insulator layer. The method includes the steps of forming a first gate defining a first channel region interposed between a source and a drain formed within the active region of the SOI substrate. Additionally, the method includes the step of forming a second gate straddling the first gate defining second channel regions interposed between the first channel region and the source and the drain. Further still, the method includes forming a contact connecting the first gate with the second gate wherein when the device is in the off state ( $I_{off}$ ) the first channel region and second channel regions define a long channel and when the device is in the on state ( $I_{on}$ ) the first channel region defines a short channel. In one embodiment, the method includes forming a silicide layer on the main source and drain regions.

### **BRIEF DESCRIPTION OF DRAWINGS**

These and further features of the present invention will be apparent with reference to the following description and drawings, wherein:

FIG. 1 is a cross-section of a straddle gate FDSOI device including silicide layers according to the present invention;

FIG. 2 is a flow diagram of a method of manufacturing the straddle gate FDSOI device including silicide layers according to the present invention;

FIGS. 3A – 3P are cross-section views of the straddle gate FDSOI device including silicide layers according to the present invention at intermediate stages of manufacture.

### **DISCLOSURE OF INVENTION**

In the detailed description that follows, identical components have been given the same reference numerals. To illustrate the present invention in a clear and concise manner, the drawings may not necessarily be to scale and certain features may be shown in a partial schematic format.

A straddle gate FDSOI device including silicide layers will now be described in accordance with the present invention. The device includes a first

gate and a second gate (straddle gate) straddling the first gate defining a channel interposed between a source and a drain disposed within an active region of a FDSOI structure. The active region is defined by isolation regions and an insulator layer. Further, the device includes a silicide layer formed on the main source and drain regions and silicide caps formed on the polysilicon spacers of the straddle gate as will be described in more detail below. Further still, the device may include contact plugs in electrical contact with the first gate and the straddle gate, and with at least one of the source and the drain.

A work function of the first gate and a work function of the straddle gate are uniquely defined. The work function of the straddle gate is less than the first gate. Thus, the straddle gate FDSOI device acts like a long channel in the off state (low  $I_{off}$ ) and as a short channel in the on state (high  $I_{on}$ ). Therefore, the straddle gate FDSOI device results in a device with improved  $I_{off}$  while maintaining a high  $I_{on}$ .

Referring initially to FIG. 1, a straddle gate FDSOI device of the present invention is shown generally designated as 10. The straddle gate FDSOI device 10 is formed within a fully depleted semiconductor-on-insulator (FDSOI) structure having a semiconductor substrate 12, an insulator layer 14 formed on the semiconductor substrate 12, and a semiconductor layer 13 disposed on the insulator layer 14. Within the semiconductor layer 13, isolation regions 16 as well as the insulator layer 14 define semiconductor active regions 18 of which one is shown in FIG. 1.

In an exemplary embodiment, as illustrated in FIG. 1, the active region 18 has an undoped region, or channel 20, and two N<sup>+</sup> (source and drain) regions 22. The channel 20 is interposed between the source and drain regions 22. The source and drain regions 22 include respective deep implant regions 24 and 26, as well as respective extension regions 28 and 30. A gate dielectric 32 is interposed between a lower surface 34 of a gate electrode 36 and an upper surface 38 of the FDSOI semiconductor structure 40. The gate dielectric 32 illustrated in FIG. 1 is a multi-layer dielectric, however the gate dielectric could be a single-layer dielectric. The gate dielectric 32 includes a

lower dielectric layer 33 and an upper dielectric layer 35. The lower dielectric layer 33 may be made of suitable gate dielectric materials, such as silicon dioxide ( $\text{SiO}_2$ ), silicon nitride ( $\text{Si}_3\text{N}_4$ ), aluminum oxide ( $\text{Al}_2\text{O}_3$ ), silicon oxynitride ( $\text{SiON}$ ), or the like. The upper dielectric layer 35 may be made of high

5 permittivity (high k) gate dielectric materials, where a high-k value is generally greater than 3.9, such as hafnium oxide ( $\text{HfO}_2$ ), zirconium oxide ( $\text{ZrO}_2$ ), tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), or the like. In this embodiment, dielectric layer 33 is made of  $\text{SiO}_2$  and dielectric layer 35 is made of  $\text{HfO}_2$ . An exemplary dielectric layer 33 of  $\text{SiO}_2$  may have a thickness of between 5 and 6 Å. An exemplary

10 dielectric layer 35 of  $\text{HfO}_2$  may have a thickness of between 20 and 30 Å. The gate electrode 36 may be made of typical, well-known gate electrode materials, for example tungsten. An exemplary gate electrode 36 may have a thickness of between 500 and 700 Å.

Silicide layers 42, 44 are disposed on a portion of the source and drain regions 22. Silicide layers 42, 44 are formed over the respective deep implant regions 24 and 26. The silicide layers 42, 44 may be made of typical, well-known silicides, such as cobalt silicide ( $\text{CoSi}_2$ ), titanium silicide ( $\text{TiSi}_2$ ), tantalum silicide ( $\text{TaSi}_2$ ), nickel silicide ( $\text{NiSi}_2$ ) or the like. In an exemplary embodiment, the silicide layers 42, 44 are of  $\text{CoSi}_2$ . Silicide layers 42, 44 could have a

5 thickness of between 200 Å and 400 Å.

On top of the semiconductor layer 13 and surrounding the silicide layers 42, 44 is an oxide layer 46. The oxide layer 46 may be made of the oxide materials described above within the gate dielectric materials. The oxide layer 46 may be made of the same oxide material as the thin dielectric layer 33 or

25 may be made of another oxide material described above. An exemplary oxide layer 46 may have a thickness of between 10 and 12 Å. The oxide layer 46 in this embodiment is made of silicon dioxide ( $\text{SiO}_2$ ). It will be understood that the use of the term oxide with regard to the oxide layers or portions thereof, encompasses the variety of suitable well-known materials for protecting the

30 underlying surface material, e.g. the gate electrode.

A nitride layer 48 is formed on the oxide layer 46 as well as the sidewalls of the gate electrode 36. The nitride layer 48 may be made of silicon nitride ( $\text{Si}_3\text{N}_4$ ), silicon oxynitride ( $\text{SiON}$ ), or the like. An exemplary nitride layer 48 may have a thickness of about 10 Å. The nitride layer 48 in this embodiment is made of silicon nitride  $\text{Si}_3\text{N}_4$ .

Spacers 50 extend upward from the upper surface 52 of the nitride layer 48 and cover the sidewalls of the nitride layer 48 formed on the sidewalls of gate electrode 36. The spacers 50 extend substantially above the top of the gate electrode 36. Exemplary spacers 50 may have a height of between 800 Å and 1000 Å and a width between 250 Å and 350 Å. The spacers 50 may be made of polysilicon, or the like.

Silicide caps 56 are disposed on top surfaces of the spacers 50. Silicide caps 56 may be made of typical, well-known silicides, as described above. In an exemplary embodiment, the silicide caps 56 are of  $\text{CoSi}_2$ . Silicide caps 56 could have a thickness of between 100 Å and 400 Å.

Interposed between spacers 58 and a portion of the nitride layer 48 and spacers 50 are liner oxide layers 60. The liner oxide layers 60 also surrounds the silicide layers 42, 44. The liner oxide layers 60 also cover a portion of the sidewalls of the spacers 50. Spacers 58 extend upward from the upper surface 62 of the liner oxide layers 60 and cover the sidewalls of the liner oxide layers 60 formed on the portion of the sidewalls of the spacers 50. The spacers 58 extend substantially to the top of the sidewalls of the liner oxide layers 60. Exemplary spacers 58 may have a width of between 400 Å and 600 Å. The spacers 58 may be made of nitride, or the like.

As illustrated in FIG. 1, an isolation layer 64 is formed over the above described structure. The isolation layer may be made of tetraethylorthosilicate (TEOS), or the like. Exemplary TEOS layer 64 may have a thicknesses between 800 and 1000 Å.

Within TEOS layer 64, contact plugs 80, 82 are formed. Contact plugs 80 are formed in the TEOS layer 64 over the source and drain regions 22. As is known in the art, the contact plugs 80 establish an electrical connection to

the source and drain regions 22. Instead of the contact plug shown, metal layers (not shown) could be formed in the TEOS layer 64 to establish electrical connection to the source and drain regions 22.  $V_{\text{sense}}$ ,  $V_{\text{bit}}$ ,  $V_{\text{word}}$ , or other electrical connections may be established to the contact plugs 80, gate electrode 36 and the polysilicon spacers 50, respectively. As shown in FIG. 1, a contact plug 82 is formed in the TEOS layer 64 over the gate electrode 36, the polysilicon spacers 50, the liner oxide layers 60 and the spacers 58, respectively. The contact plugs 80, 82 can also be used along with any contacts and metal layers to establish electrical connection between other nodes (such as an I/O pad or  $V_{\text{ss}}$ ), source or drain of the device.

A variety of materials can be used for the contact plugs 80, 82 including single metal layers as well as metal alloy layers containing two or more metals. One such appropriate metal is tungsten. Tungsten has a high melting temperature, which allows it to endure high-temperature manufacturing processes such as annealing, for example, as described below.

It will be appreciated that other suitable metals may alternatively or in addition be used for the contact plugs 80, 82. For example, layers of different types of metals may be used, if desired. Alternatively, alloys or other combinations of suitable metals may be employed. Alternative examples of other materials include aluminum, nickel, palladium, platinum, tantalum, titanium, aluminum alloys, titanium alloys, tungsten alloys, titanium-tungsten alloys, nickel alloys, palladium alloys, platinum alloys, tantalum alloys, metal silicides, and any other alloys thereof. The advantageous property of high electrical conductivity of a metal contact plugs 80, 82 makes for lower resistance connections between the gate electrodes 36, 50 and other electrical components of the straddled gate FDSOI device 10. However, it will be appreciated that suitable non-metallic semiconductor materials, such as silicon, may alternatively be employed in the contact plugs 80, 82 if desired.

Interposed between the contact plugs 80, 82 and the aforescribed structure are diffusion barriers 86. The diffusion barriers 86 may be made of,



for example, titanium nitride (TiN) or the like. Exemplary diffusion barriers 86 may have thicknesses between 50 and 150 Å.

It will be appreciated that the active region 18, the channel 20, the source and drain regions 22, the gate dielectric 32, the gate electrode 36, spacers 50 with the silicide caps 56, the silicide layers 42, 44, and the contacts 80, 82 together form the straddle gate FDSOI device of the present invention. The principles of operation of a straddle gate FDSOI having silicide layers over the source and the drain regions of the gate device will be further explained below. It will be appreciated that the straddle gate FDSOI device 10 may alternatively have other shapes than the shape shown in FIG. 1.

The steps of a method 210 for fabricating a semiconductor device 310 (which may be similar to the semiconductor device 10 described above) are outlined in the flow chart shown in FIG. 2. FIGS. 3A-3C illustrate various steps of the method 210. It will be appreciated that the method 210 and the semiconductor device 310 described below are merely exemplary, and that suitable embodiments of the many above-described variations in materials, thicknesses, and/or structures may alternatively be used in the method 210 and/or the semiconductor device 310.

In step 212, a FDSOI structure 340 is formed as represented in FIG. 3A.

A wafer bonding technique described below may form the FDSOI structure 340. An insulator layer 314 is formed on a first semiconductor substrate 312 (handler substrate). The handler substrate may be of silicon, germanium, or other similar semiconductive material. For the exemplary embodiment a silicon substrate is used. The insulator layer can be any oxide such as silicon dioxide (SiO<sub>2</sub>), aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), silicon oxynitride (SiON), or the like or any other material with insulator properties such as undoped polysilicon or the like. A chemical or thermal process may be used to form the oxide layer. In one embodiment, a silicon dioxide is thermally grown on the handler substrate 312.

Next, a second wafer (not shown), e.g. of silicon, germanium, or other similar semiconductive material, has an insulator layer, e.g. an oxide, such as silicon dioxide chemically vapor deposited (CVD) thereon. The oxide layer may also be

thermally grown as described above. Then, one of the substrates, e.g. the second wafer, is flipped over such that the oxide layers are in contact. The second wafer with the oxide layer is then wafer bonded to the handler substrate 312 with the oxide layer at the SiO<sub>2</sub> interface. Well-known techniques such as, Bonded and Etchback (BESOI) or the Smart-Cut may be used to reduce the second wafer to a thin semiconductive layer 313. A thermal fusing process may be used at this time to more securely fuse the FDSOI structure. If a semiconductive substrate of germanium is used a silicon oxide or the like is used due to germanium oxide being unstable. Thus, the resulting FDSOI structure 340 includes the semiconductor substrate 312 (handler substrate), an insulator layer 314 formed on the semiconductor substrate 312 and a semiconductor layer 313 disposed on the insulator layer 314 as described above. An exemplary insulator layer 314 may have a thickness of between 1000 Å and 3000 Å. Whereas, an exemplary semiconductor layer 313 disposed on the insulator layer 314 may have a thickness of between 800 Å and 2000 Å. It should be understood that other techniques may be used to form the FDSOI structure 340.

In step 214, within the semiconductor layer 313 disposed on the insulator layer 314 isolation regions 316 are formed which define the placement of a semiconductor active region 318 as represented in FIG. 3B. The regions 316 are insulator-filled to electrically isolate individual electrical devices such as the straddle gate FDSOI device 310. A local oxidized silicon (LOCOS) process that is known in the art may be used. Another process is shallow trench isolation (STI). The first step in forming STI regions is to form trenches in the FDSOI structure 340. Next, the semiconductive layer 313 is oxidized to round off the corners. Then, the oxide is removed during a water rinse. This is followed by a deposition of TEOS, which is polished back to the top surface 338 of the semiconductive layer 313 to form the STI regions 316. The polishing is done using conventional techniques, which are well-known in the art. It will be appreciated that the insulator-filled isolation trenches 316 may be formed in a later step in the method, rather than being formed as part

of the intermediate device shown in FIG. 3B. Other isolation techniques that are known in the art e.g. poly buffered LOCOS (PBL), polysilicon encapsulated local oxidation (PELOX) or the like may be used to isolate the straddle gate FDSOI device 310.

In step 216, a nitride topped gate is formed on the FDSOI structure as an intermediate stage of manufacture for the straddle gate FDSOI device 310. As shown in FIG. 3C, the intermediate gate device includes a gate dielectric 332 interposed between the lower surface 334 of a gate electrode 336 and an upper surface 338 of a portion of the FDSOI semiconductor structure 340. On top of gate electrode 336 a nitride layer 363 is formed to protect the gate electrode 36 during further processing. The gate dielectric 332 illustrated in FIG. 3C is a single-layer dielectric, however the gate dielectric could be a multi-layer dielectric as described above. The gate dielectric 332 may be made of suitable high-K gate dielectric materials, such as hafnium oxide ( $\text{HfO}_2$ ), zirconium oxide ( $\text{ZrO}_2$ ), tantalum oxide ( $\text{Ta}_2\text{O}_5$ ) or the like. In this embodiment, gate dielectric 332 is made of  $\text{HfO}_2$ . The exemplary gate dielectric 332 of  $\text{HfO}_2$  may have a thickness of between 20 Å and 30 Å. The gate electrode 336 may be made of typical, well-known conductive materials, for example tungsten. An exemplary gate electrode 336 may have a thickness of between 500 Å and 700 Å. The nitride layer 363 may be made of typical, well-known nitrides, for example silicon oxynitride or the like.

Next in step 218, an oxidation process is conducted as represented in FIG. 3D. The oxidation may be performed for between five and sixteen seconds at a temperature of 800°C-900°C. An oxide layer 345 is formed having a thickness between 10 Å and 12 Å. The oxide layer may form on the gate (not shown). The oxidation process also forms a thin oxide layer 333 under the high-K material gate dielectric layer 335.

Next in step 220 and as shown in FIG. 3E, a nitride layer 347 is formed overlying the oxide layer 345 and the nitride topped gate. In one embodiment, the nitride layer 347 is a layer of silicon nitride which is deposited using rapid

thermal chemical vapor deposition. The nitride layer 347 may have a thickness of about 10 Å.

Then, in step 222 semiconductive spacers 349 are formed as shown in FIG. 3F to extend upward from the upper surface 352 of the nitride layer 347 and cover the sidewalls of the nitride layer 347 formed on the sidewalls of gate electrode 336. The semiconductive spacers 349 are formed straddling the gate electrode 336 and are used in the formation of the straddled gate, which will be further described below. In order to form the semiconductive spacers 349, a semiconductive material (not shown), e.g. polysilicon, or the like, is deposited on the nitride layer 347. The deposition produces a polysilicon layer (not shown) upon a top surface 352 of the nitride layer 347.

The polysilicon is etched with a suitable etch process, e.g. anisotropically. The polysilicon layer is reduced in size, leaving semiconductive spacers 349 of polysilicon as shown in FIG. 3F. The semiconductive spacers 349 may extend from a surface 352 of the nitride layer 347 to a height of between 800 Å and 1000 Å to be consistent with the height of the nitride topped gate. The polysilicon deposition may be performed, for example, by plasma enhanced chemical vapor deposition (PECVD) or sputtering techniques. The semiconductive spacers 349 may be implanted during source/drain implantation described below in a later step.

In step 224, the lightly doped source and drain regions 327 and 329 may be formed as shown in FIG. 3G using techniques well known in the art. The lightly doped source and drain regions 327 and 329 will form extension regions in a process further described below. One such technique is an extension perpendicular implant. An extension perpendicular implant is a relatively low energy, low concentration implant which is capable of producing the lightly doped source and drain regions 327 and 329. The total concentration of the extension implants may be, for example, between  $1 \times 10^{18}$  atoms/cm<sup>3</sup> and  $1 \times 10^{20}$  atoms/cm<sup>3</sup>. An exemplary range of implant dose for the perpendicular implant is between  $5 \times 10^{13}$  and  $1 \times 10^{15}$  atoms/cm<sup>2</sup>. The

extension perpendicular implants may be of the same material as the main perpendicular implant, or may alternatively include different materials.

Next, in step 226 a liner oxide layer 359 is formed over the structure as represented in FIG. 3H. The liner oxide layer 359 covers the exposed sidewalls of the semiconductive spacers 349 and the exposed surface of the nitride layer 347. The liner oxide layer 359 may be made of typical, well-known oxide materials, for example  $\text{SiO}_2$ . The liner oxide layer 359 will act as a mask and prevent a metal layer used in a silicide formation described below from reacting with the sidewalls of the semiconductive spacers 349. An exemplary liner oxide layer 359 may have a thickness of about 30 Å.

After formation of the lightly doped source and drain regions 327 and 329 in step 228, the main source and drain regions 324, 326 are formed as shown in FIG 3I. The main source and drain regions 324, 326 may be formed by a main perpendicular implant, which will not affect the extension implant regions due to the liner oxide layer 359 acting as a mask. The main perpendicular implant is a relatively high energy, high concentration implant which is capable of producing the source and drain deep implant regions 324, 326. An exemplary range of concentration of these dopants is between  $1 \times 10^{20}$  and  $5 \times 10^{20}$  atoms/cm<sup>3</sup>. An exemplary range of implant dose for the perpendicular implant is between  $1 \times 10^{15}$  and  $5 \times 10^{15}$  atoms/cm<sup>2</sup>. It will be appreciated that many alternative sequences or steps may be used to accomplish the implantation. It will be appreciated that a greater number of implants may be employed. Thus, extension regions 328, 330 and main source and drain regions 324, 326 are formed.

After implantation, the semiconductor device 310 may be subjected to rapid thermal annealing (RTA) at this time or at a later time. Exemplary RTA may be performed for between five and fifteen seconds at a temperature of 1,000 - 1,050°C.

Next in step 230, a nitride layer 357 is formed over the structure as represented in FIG. 3J. The nitride layer 357 covers the exposed surface of the liner oxide layer 359. The nitride layer 357 may be made of typical, well-

known nitride materials, e.g. silicon nitride ( $\text{Si}_3\text{N}_4$ ), silicon oxynitride ( $\text{SiON}$ ), or the like. An exemplary nitride layer 357 may have a thickness of about 30 Å.

Next in step 232, an anisotropic RIE etch is performed with a suitable etchant to remove portions of the nitride layer 357, the liner oxide layer 359, the semiconductive spacers 349, the nitride layer 347 and the oxide layer 345.

Additionally, the etchant removes the nitride layer 357, the liner oxide layer 359, the nitride layer 347 and the oxide layer 345 over the deep implant regions 324, 326 down to the surface 338 of the semiconductive layer 313. The etchant also removes a portion of the nitride layer 347 over the nitride topped gate exposing the top surface of nitride layer 363. The resulting structure as shown in FIG. 3K includes nitride spacers 357a, liner oxide layers 359a, the nitride layers 347a, semiconductive spacers 350 and the oxide layer 346. The nitride spacers 357a extend from a surface 362 of the oxide layers 359a to a height of between 700 Å and 900 Å just above the height of gate electrode 336. It will be appreciated that other suitable selective etching methods well-known in the art may be used.

Thereafter, in step 234, silicon and polysilicon layers 341 and 343, respectively, are thermally grown on the exposed surface 338 and the semiconductive spacers 350 as shown in FIG. 3L. The silicon and polysilicon layers 341 and 343 reach a height of between 200 Å and 400 Å. Thereafter, a metal layer is formed overlying the structure (not shown). The metal layer is formed by one of either sputtering, chemical vapor deposition (CVD), or evaporation. The metal layer may comprise any metal such as platinum, titanium, tantalum, nickel, cobalt, tungsten, and/or the like. In an exemplary embodiment, cobalt is used to form the metal layer. (Cobalt is preferred due to the fact that cobalt silicides have dopant diffusion and segregation coefficients that allow for formation of shallow conformal source and drain junctions, as illustrated in FIG. 1 as an alternative to the implantation method described above.)

After deposition of the metal layer in step 236, a heating cycle is performed. The heating cycle is used to react the portions of metal layer

which overlie the exposed surfaces of silicon and polysilicon layers 341 and 343. The resulting structure as illustrated in FIG. 3L remains.

If the metal layer comprises cobalt and the semiconductor layer 313 is silicon, then the cobalt reacts with the silicon within interface regions to form cobalt silicide ( $\text{CoSi}_2$ ) including the source extension 328 and the drain extension 330 regions. Typical heat cycle temperatures for silicide/salicide formation range from 300 °C to 800 °C depending on the type of metal used. In all cases, silicided layers 342, 344, (also referred to as salicided regions in self-aligned cases) are formed within the source and drain regions 322 and the semiconductive spacers 350 via the heating cycle. Next as shown in FIG. 3M, all unreacted portions of the metal layer are removed via known etch techniques without removing the silicided layers 342, 344 and 356. For example, cobalt may be etched using an HCl and water isotropic etch solution.

It should be understood that metal layer deposited on the polysilicon layer formed over the gate may be of the same or a different metal than the metal layer deposited over the silicon layers 341, 343 and processed as described above in a self-aligning process to produce a salicide layer 356 (shown in FIG. 3 M).

In an alternative exemplary embodiment, the source and drain regions 322 can be formed using the process described below. An ion implant as described above may be used to dope the silicide regions 342, 344 with dopant atoms. Either boron, arsenic, or phosphorus may be used alone or in any combination as the dopant atoms. Therefore, either an n-type channel transistor or a p-type channel transistor may be formed. In one embodiment, the dopant atoms are ion implanted at an energy which places the dopant atoms only in the silicided regions 342, 344. Another heating cycle is used to drive the dopant atoms from the silicided regions 342, 344 into the substrate 313 to form the source and drain regions 322. In another embodiment, the ion implant of the dopant atoms may be performed at a high energy to ensure that the dopant atoms penetrate the silicided regions 342, 344 and form the source and the drain regions 322. It is important to note that the ion implantation of

the silicided regions 342, 344 to form the source and the drain regions 322 may be performed at any point in time in the process shown in FIGS. 3M-3O. A self-aligned process is preferred but is optional.

Now referring to FIG. 3N, an isolation layer, e.g. TEOS, is deposited on the intermediate structure including the nitride layer 363 on top of gate electrode 336 in step 238. The layer of TEOS reaches between 500 Å and 1000 Å above the nitride layer 363 of the nitride topped gate. Next, the TEOS is polished back to the top surface of the nitride layer 363 of the nitride topped gate. The result of this step is TEOS layer 365 that is illustrated on opposite sides of the gate device 310, respectively. TEOS layer 365 has overhangs with lower surfaces which are formed through contact with the nitride spacers 357a, the silicide caps 356 and the liner oxide layers 359a. The polishing is done using conventional techniques, which are well-known in the art.

In step 240 as illustrated in FIG. 3O, a selective etch of hot phosphoric acid is performed down to the gate electrode 336. The etchant removes a portion of the silicide caps 356, but leaves the semiconductive spacers 350 substantially unetched. All of the nitride layer 363 is removed. However, only portions of the oxide layer 359a, the nitride spacers 357a and the nitride layer 347 are removed. Thus, an upper surface of the polysilicon gate electrode 336 and a portion of the silicide capped semiconductive spacers 350 are left exposed. Thus, oxide layer 360, nitride spacers 358 and nitride layers 348 are formed. It will be appreciated that other suitable selective etching methods well-known in the art may be used.

Next, in step 242, and as illustrated in FIG. 1, contact plugs 80, 82 are formed. The contact plugs 80 are formed by masking the TEOS layer 365 to define the position of the contact plugs 80 and etching recesses in the TEOS layer 365 down to at least a top surface of the silicide layers 342, 344 above the source 322 and, if desired, the drain 322. Thus, TEOS layer 364 is formed. Then, a diffusion layer, e.g. titanium nitride (TiN), is deposited over the structure and polished back (not shown) resulting in diffusion barriers 386 as shown in FIG. 3P. The diffusion barriers 386 cover the exposed surfaces of



the openings formed in the TEOS layer 365 with a barrier layer about 50 Å and 150 Å thick.

Next, the remaining recesses are filled with the material selected for the contact plugs 80, 82. It will further be appreciated that the contact plugs 80, 82 may be formed at an earlier step in the method, rather than being formed as the last step in manufacturing the straddled gate FDSOI device 310. For example, the contact plugs 80, 82 may be formed any time after the TEOS layer 364 has been formed on the FDSOI structure 340. For example, after the TEOS layer 365 is deposited and polished back in step 238 to expose the nitride topped gate. Additional openings may be made in the TEOS layers 364 to allow electrical connection to be made with the source and drain regions, and with the gate electrode. Conventional well-known methods may be utilized to make openings therethrough, as described above.

The straddle gate FDSOI device of the present invention improves the off state ( $I_{off}$ ) while maintaining a high on state ( $I_{on}$ ). The first gate has a work function defined that is 0.3 – 0.5 eV greater than the work function of the second gate. The contact connects the first gate with the second gate (straddle gate) such that when the device is in the off state ( $I_{off}$ ) a first channel region defined by the first gate and second channel region defined by the second gate define a long channel. However, when the device is in the on state ( $I_{on}$ ), the first channel region defines a short channel due to the greater work function of the first gate.

Although the device 10 is illustrated as a straddled gate on an FDSOI structure, other devices such as electrically erasable programmable read only memories (EEPROMs), electrically programmable read only memories (EPROMs), flash EPROMs, thyristers, diodes, thin film transistors (TFTs), and the like may be formed on FDSOI structures as described above or on other types of substrates such as germanium-on-insulator(GOI) or semiconductor-on-insulator (SOI) and benefit from the features of the above described invention.

Although particular embodiments of the invention have been described in detail, it is understood that the invention is not limited correspondingly in

scope, but includes all changes, modifications and equivalents coming within the spirit and terms of the claims appended hereto.

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000  
1001  
1002  
1003  
1004  
1005  
1006  
1007  
1008  
1009  
1010  
1011  
1012  
1013  
1014  
1015  
1016  
1017  
1018  
1019  
1020  
1021  
1022  
1023  
1024  
1025  
1026  
1027  
1028  
1029  
1030  
1031  
1032  
1033  
1034  
1035  
1036  
1037  
1038  
1039  
1040  
1041  
1042  
1043  
1044  
1045  
1046  
1047  
1048  
1049  
1050  
1051  
1052  
1053  
1054  
1055  
1056  
1057  
1058  
1059  
1060  
1061  
1062  
1063  
1064  
1065  
1066  
1067  
1068  
1069  
1070  
1071  
1072  
1073  
1074  
1075  
1076  
1077  
1078  
1079  
1080  
1081  
1082  
1083  
1084  
1085  
1086  
1087  
1088  
1089  
1090  
1091  
1092  
1093  
1094  
1095  
1096  
1097  
1098  
1099  
1100  
1101  
1102  
1103  
1104  
1105  
1106  
1107  
1108  
1109  
1110  
1111  
1112  
1113  
1114  
1115  
1116  
1117  
1118  
1119  
1120  
1121  
1122  
1123  
1124  
1125  
1126  
1127  
1128  
1129  
1130  
1131  
1132  
1133  
1134  
1135  
1136  
1137  
1138  
1139  
1140  
1141  
1142  
1143  
1144  
1145  
1146  
1147  
1148  
1149  
1150  
1151  
1152  
1153  
1154  
1155  
1156  
1157  
1158  
1159  
1160  
1161  
1162  
1163  
1164  
1165  
1166  
1167  
1168  
1169  
1170  
1171  
1172  
1173  
1174  
1175  
1176  
1177  
1178  
1179  
1180  
1181  
1182  
1183  
1184  
1185  
1186  
1187  
1188  
1189  
1190  
1191  
1192  
1193  
1194  
1195  
1196  
1197  
1198  
1199  
1200  
1201  
1202  
1203  
1204  
1205  
1206  
1207  
1208  
1209  
1210  
1211  
1212  
1213  
1214  
1215  
1216  
1217  
1218  
1219  
1220  
1221  
1222  
1223  
1224  
1225  
1226  
1227  
1228  
1229  
1230  
1231  
1232  
1233  
1234  
1235  
1236  
1237  
1238  
1239  
1240  
1241  
1242  
1243  
1244  
1245  
1246  
1247  
1248  
1249  
1250  
1251  
1252  
1253  
1254  
1255  
1256  
1257  
1258  
1259  
1260  
1261  
1262  
1263  
1264  
1265  
1266  
1267  
1268  
1269  
1270  
1271  
1272  
1273  
1274  
1275  
1276  
1277  
1278  
1279  
1280  
1281  
1282  
1283  
1284  
1285  
1286  
1287  
1288  
1289  
1290  
1291  
1292  
1293  
1294  
1295  
1296  
1297  
1298  
1299  
1300  
1301  
1302  
1303  
1304  
1305  
1306  
1307  
1308  
1309  
1310  
1311  
1312  
1313  
1314  
1315  
1316  
1317  
1318  
1319  
1320  
1321  
1322  
1323  
1324  
1325  
1326  
1327  
1328  
1329  
1330  
1331  
1332  
1333  
1334  
1335  
1336  
1337  
1338  
1339  
1340  
1341  
1342  
1343  
1344  
1345  
1346  
1347  
1348  
1349  
1350  
1351  
1352  
1353  
1354  
1355  
1356  
1357  
1358  
1359  
1360  
1361  
1362  
1363  
1364  
1365  
1366  
1367  
1368  
1369  
1370  
1371  
1372  
1373  
1374  
1375  
1376  
1377  
1378  
1379  
1380  
1381  
1382  
1383  
1384  
1385  
1386  
1387  
1388  
1389  
1390  
1391  
1392  
1393  
1394  
1395  
1396  
1397  
1398  
1399  
1400  
1401  
1402  
1403  
1404  
1405  
1406  
1407  
1408  
1409  
1410  
1411  
1412  
1413  
1414  
1415  
1416  
1417  
1418  
1419  
1420  
1421  
1422  
1423  
1424  
1425  
1426  
1427  
1428  
1429  
1430  
1431  
1432  
1433  
1434  
1435  
1436  
1437  
1438  
1439  
1440  
1441  
1442  
1443  
1444  
1445  
1446  
1447  
1448  
1449  
1450  
1451  
1452  
1453  
1454  
1455  
1456  
1457  
1458  
1459  
1460  
1461  
1462  
1463  
1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483  
1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501  
1502  
1503  
1504  
1505  
1506  
1507  
1508  
1509  
1510  
1511  
1512  
1513  
1514  
1515  
1516  
1517  
1518  
1519  
1520  
1521  
1522  
1523  
1524  
1525  
1526  
1527  
1528  
1529  
1530  
1531  
1532  
1533  
1534  
1535  
1536  
1537  
1538  
1539  
1540  
1541  
1542  
1543  
1544  
1545  
1546  
1547  
1548  
1549  
1550  
1551  
1552  
1553  
1554  
1555  
1556  
1557  
1558  
1559  
1560  
1561  
1562  
1563  
1564  
1565  
1566  
1567  
1568  
1569  
1570  
1571  
1572  
1573  
1574  
1575  
1576  
1577  
1578  
1579  
1580  
1581  
1582  
1583  
1584  
1585  
1586  
1587  
1588  
1589  
1590  
1591  
1592  
1593  
1594  
1595  
1596  
1597  
1598  
1599  
1600  
1601  
1602  
1603  
1604  
1605  
1606  
1607  
1608  
1609  
1610  
1611  
1612  
1613  
1614  
1615  
1616  
1617  
1618  
1619  
1620  
1621  
1622  
1623  
1624  
1625  
1626  
1627  
1628  
1629  
1630  
1631  
1632  
1633  
1634  
1635  
1636  
1637  
1638  
1639  
1640  
1641  
1642  
1643  
1644  
1645  
1646  
1647  
1648  
1649  
1650  
1651  
1652  
1653  
1654  
1655  
1656  
1657  
1658  
1659  
1660  
1661  
1662  
1663  
1664  
1665  
1666  
1667  
1668  
1669  
1670  
1671  
1672  
1673  
1674  
1675  
1676  
1677  
1678  
1679  
1680  
1681  
1682  
1683  
1684  
1685  
1686  
1687  
1688  
1689  
1690  
1691  
1692  
1693  
1694  
1695  
1696  
1697  
1698  
1699  
1700  
1701  
1702  
1703  
1704  
1705  
1706  
1707  
1708  
1709  
1710  
1711  
1712  
1713  
1714  
1715  
1716  
1717  
1718  
1719  
1720  
1721  
1722  
1723  
1724  
1725  
1726  
1727  
1728  
1729  
1730  
1731  
1732  
1733  
1734  
1735  
1736  
1737  
1738  
1739  
1740  
1741  
1742  
1743  
1744  
1745  
1746  
1747  
1748  
1749  
1750  
1751  
1752  
1753  
1754  
1755  
1756  
1757  
1758  
1759  
1760  
1761  
1762  
1763  
1764  
1765  
1766  
1767  
1768  
1769  
1770  
1771  
1772  
1773  
1774  
1775  
1776  
1777  
1778  
1779  
1780  
1781  
1782  
1783  
1784  
1785  
1786  
1787  
1788  
1789  
1790  
1791  
1792  
1793  
1794  
1795  
1796  
1797  
1798  
1799  
1800  
1801  
1802  
1803  
1804  
1805  
1806  
1807  
1808  
1809  
1810  
1811  
1812  
1813  
1814  
1815  
1816  
1817  
1818  
1819  
1820  
1821  
1822  
1823  
1824  
1825  
1826  
1827  
1828  
1829  
1830  
1831  
1832  
1833  
1834  
1835  
1836  
1837  
1838  
1839  
1840  
1841  
1842  
1843  
1844  
1845  
1846  
1847  
1848  
1849  
1850  
1851  
1852  
1853  
1854  
1855  
1856  
1857  
1858  
1859  
1860  
1861  
1862  
1863  
1864  
1865  
1866  
1867  
1868  
1869  
1870  
1871  
1872  
1873  
1874  
1875  
1876  
1877  
1878  
1879  
1880  
1881  
1882  
1883  
1884  
1885  
1886  
1887  
1888  
1889  
1890  
1891  
1892  
1893  
1894  
1895  
1896  
1897  
1898  
1899  
1900  
1901  
1902  
1903  
1904  
1905  
1906  
1907  
1908  
1909  
1910  
1911  
1912  
1913  
1914  
1915  
1916  
1917  
1918  
1919  
1920  
1921  
1922  
1923  
1924  
1925  
1926  
1927  
1928  
1929  
1930  
1931  
1932  
1933  
1934  
1935  
1936  
1937  
1938  
1939  
1940  
1941  
1942  
1943  
1944  
1945  
1946  
1947  
1948  
1949  
1950  
1951  
1952  
1953  
1954  
1955  
1956  
1957  
1958  
1959  
1960  
1961  
1962  
1963  
1964  
1965  
1966  
1967  
1968  
1969  
1970  
1971  
1972  
1973  
1974  
1975  
1976  
1977  
1978  
1979  
1980  
1981  
1982  
1983  
1984  
1985  
1986  
1987  
1988  
1989  
1990  
1991  
1992  
1993  
1994  
1995  
1996  
1997  
1998  
1999  
2000  
2001  
2002  
2003  
2004  
2005  
2006  
2007  
2008  
2009  
2010  
2011  
2012  
2013  
2014  
2015  
2016  
2017  
2018  
2019  
2020  
2021  
2022  
2023  
2024  
2025  
2026  
2027  
2028  
2029  
2030  
2031  
2032  
2033  
2034  
2035  
2036  
2037  
2038  
2039  
2040  
2041  
2042  
2043  
2044  
2045  
2046  
2047  
2048  
2049  
2050  
2051  
2052  
2053  
2054  
2055  
2056  
2057  
2058  
2059  
2060  
2061  
2062  
2063  
2064  
2065  
2066  
2067  
2068  
2069  
2070  
2071  
2072  
2073  
2074  
2075  
2076  
2077  
2078  
2079  
2080  
2081  
2082  
2083  
2084  
2085  
2086  
2087  
2088  
2089  
2090  
2091  
2092  
2093  
2094  
2095  
2096  
2097  
2098  
2099  
2100  
2101  
2102  
2103  
2104  
2105  
2106  
2107  
2108  
2109  
2110  
2111  
2112  
2113  
2114  
2115  
2116  
2117  
2118  
2119  
2120  
2121  
2122  
2123  
2124  
2125  
2126  
2127  
2128  
2129  
2130  
2131  
2132  
2133  
2134  
2135  
2136  
2137  
2138  
2139  
2140  
2141  
2142  
2143  
2144  
2145  
2146  
2147  
2148  
2149  
2150  
2151  
2152  
2153  
2154  
2155  
2156  
2157  
2158  
2159  
2160  
2161  
2162  
2163  
2164  
2165  
2166  
2167  
2168  
2169  
2170  
2171  
2172  
2173  
2174  
2175  
2176  
2177  
2178  
2179  
2180  
2181  
2182  
2183  
2184  
2185  
2186  
2187  
2188  
2189  
2190  
2191  
2192  
2193  
2194  
2195  
2196  
2197  
2198  
2199  
2200  
2201  
2202  
2203  
2204  
2205  
2206  
2207  
2208  
2209  
2210  
2211  
2212  
2213  
2214  
2215  
2216  
2217  
2218  
2219  
2220  
2221  
2222  
2223  
2224  
2225  
2226  
2227  
2228  
2229  
2230  
2231  
2232  
2233